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Abstract
The scaling of semiconductor technologies is leading to processors with increasing numbers of cores. The adoption of Networks-
on-Chip (NoC) in manycore systems requires a shift in focus from computation to communication, as communication is fast
becoming the dominant factor in processor performance. In large manycore systems, performance is predicated on the locality of
communication. In this work, we investigate the performance of three NoC topologies for systems with thousands of processor
cores under two types of localised traﬃc. We present latency and throughput results comparing fat quadtree, concentrated mesh
and mesh topologies under diﬀerent degrees of localisation. Our results, based on the ITRS physical data for 2023, show that the
type and degree of localisation of traﬃc signiﬁcantly aﬀects the NoC performance, and that scale-invariant topologies perform
worse than ﬂat topologies.
c© 2015 The Authors. Published by Elsevier B.V.
Peer-review under responsibility of the Conference Program Chairs.
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1. Introduction
With the drive towards exascale computing and the resulting need for reduction in power consumption and opti-
mization of performance per Watt, a growth in the number of cores per chip is to be expected. Already, the Intel Xeon
Phi has 240 hardware threads. In ten years, according to the International Technology Roadmap for Semiconductors
(ITRS), we can expect a thousand-core CPU to ﬁt into an area of less than 1mm2 and consume only a few Watts. A
further trend is 3D-stacked memory1,2, already the Xeon Phi uses this technology and integrates it with the CPU using
ﬂip-chip. Further integration leading to memory stacked on top of the CPU is in active research.
Consequently, future manycore platforms can reasonably be expected to have such essential distributed memory
architecture. Because of the large diﬀerence in access time between memory on top of a core and memory on a far
removed core, a message passing style of programming similar to the approach used in NUMA architectures and HPC
clusters is to be expected. In fact, it is likely that users will want to deploy legacy MPI code on these novel platforms,
∗ Corresponding author. Tel.: ++44-141-330-4256 ; fax: +0-000-000-0000.
E-mail address: s.al-khanjari.1@research.gla.ac.uk
 15 The Authors. Published by Elsevi r B.V. This is an open access article under the CC BY-NC-ND license 
(http://creativecommons. rg/licenses/by-nc-nd/4.0/).
Peer-review under responsibility of the Conference Program Chairs
404   Sharifa Al Khanjari and Wim Vanderbauwhede /  Procedia Computer Science  56 ( 2015 )  403 – 408 
because rewriting large HPC codebases is a very large eﬀort. However, other message-passing approaches such as
Erlang would be equally suitable for this type of architecture. Regardless of the programming language, it is clear
that there is a need for programming models that exploit locality to avoid the long latency of communication between
remote cores.
The NoC architecture for such manycore CPUs for exascale systems is of particular interest. Besides the standard
mesh (as used in e.g. the Tilera manycore system and the Intel SCC) and the ring topology used in the Intel Xeon
Phi and recent Intel Xeons3, many NoC topologies have been proposed and evaluated. Some aimed to provide
improvements on the ring topology, such as the Spidergon4 or our own Quarc5; some aimed to improve on the
mesh, e.g. the concentrated mesh6. There has also been some interested in scale-invariant topologies such as the
quadtree7. Recently, locality-based traﬃc has been receiving increased attention8,9. We contend that a combination
of locality-aware task placement and a locality-based communication topology can greatly improve performance of
message-passing style applications.
For this particular work we have taken as a starting point the common patterns used in Computational Fluid Dy-
namics codes. Most of the run time of e.g. a weather simulation is spent in solving diﬀerential equations. These
algorithms make extensive using of stencils for neighbour-based interaction, but they also involve whole-system re-
ductions and this reduction step is often what determines the performance. Such reductions are most eﬃciently done
using a tree to compute and aggregate partial results, rather than by a single process. Thus they produce a diﬀerent
type of localised traﬃc pattern.
In order to investigate the eﬀect of the topology on the performance for similar computational patterns, we propose
abstract models of locality with diﬀerent distance metrics, which let us control the degree of locality as well as the
shape of the local area, and thus provides general insights into the suitability of a given topology for a given locality
model.
2. Non Uniform Traﬃc Scenarios Based on Locality of Computation
We propose a simple hierarchical model for locality-based traﬃc. To model locality, we group the cores of the chip
and create hierarchical groups to encompass the whole system. Using 0 < l ≤ n for the levels of the hierarchy, we can
express the probability for communication across level-l as:
p(l) = (1 − α)αl−1, 1 ≤ l < n (1)
p(n) = αn+1
The parameter α relates to the locality of the processes making up a message-passing based task. It expresses the
probability that a message has to travel a certain distance in the hierarchy. Larger α means lower locality: if α = 0.8,
then according to equation (1) 80% of the message will have a destination outside the ﬁrst cluster, and 80% of that
portion outside the second cluster, etc. When α = 1, it means that most of the traﬃc will be sent to the last level
cluster. This is worse than a uniform traﬃc where all destinations have equal probability.
In this paper, we use two diﬀerent instances of this locality-based model to evaluate the performance of the NoC
topologies.
• In the ﬁrst model (Group Clustering), we group the cores of the chip per four, and create hierarchical groups to
encompass the whole system, in a scale-invariant fashion. In this case n = log4(N) with N the number of cores,
and each level contains 4n cores. This is a generalisation of reduction traﬃc.
• In the second model (Ring Clustering), we group the cores of the chip in concentric rings around the sender core.
In this case the number of cores per level is 8n as long as the rings don’t meet the edge. This is a generalisation
of nearest-neighbour (stencil) traﬃc.
3. Network Topologies
The network topology describes how routers are connected with each other and with the cores. For manycore
systems, the communication cost is increasingly important. The topology has a major impact on the scalability and
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Table 1. Table of notations
Symbol Description Symbol Description
N number of cores NL number of links
nB number of buﬀers NR number of routers
nVC number of virtual channels NB number of buﬀers
Table 2. Cost Model for 1024 cores
Mesh Fat Quadtree Cmesh
NL 2
√
N(
√
N − 1).nVC 4094 N.log4(N) 5120
√
N(
√
N
2 − 1).nVC 960
NR N 1024 N−13 341
N
4 256
NB 5nBnVCN 163840 nB(N − 4)(
√
N − 2) + 2nB
√
N 490624 2nBnVCN 65536
the performance of the network. With this motivation, we analyse the network performance and communication
locality in ﬂat and hierarchical topologies. In this section we describe the three diﬀerent types of network topologies
namely mesh, concentrated mesh and fat quadtree.
Mesh. The mesh topology has been the most popular NoC topology so far and it has been used in most of the recent
manycore chips such as Intel SCC 48-core10, TFlops 80-core11, Tilera 64-core12. It organises the routers in a grid,
one router per core. Addresses of routers and cores can be easily deﬁned as x-y coordinates in mesh. The mesh has a
radix (number of ports) of 5. Deadlock is avoided by using a deadlock free routing algorithm, e.g. XY routing.
Concentrated Mesh. The concentrated mesh (cmesh) has been introduced by6to preserve the advantages of a mesh
with decreased diameter. The number of cores sharing a router is called the concentration degree of the network (4
in this work). The cmesh topology requires fewer routers resulting in reduced hop count and consequently improved
latency. It has a radix of 8. Routing is the same as in the normal mesh.
Fat Quadtree. The fat tree connects routers in a tree with the cores at the leaves. To avoid congestion towards the
root of the tree, a fat tree use an increasing number of links as described in7. A fat quadtree of size N is a structure
that can be regarded as a rooted 4-ary tree of height log4(N). In this way it exactly reﬂects the group clustering model.
The advantage of the fat quadtree over the mesh is that the communication diameter of a fat quadtree is only O(log4N)
compared to O(
√
N) for the mesh. The fat quadtree uses nearest-common ancestor routing. Packets are adaptively
routed up to the common ancestor and deterministically down to the destination. The fat quadtree is deadlock-free.
4. NoC Area Overhead
4.1. Cost Model
We present the cost model of mesh, cmesh and fat quadtree in terms of link complexity, number of routers and
buﬀers. Table 1 shows the notations used for the cost model.
Link Complexity is the total number of links in the topology. Note that mesh and cmesh has two virtual channels
while fat quadtree has no virtual channels. In section 4.2, we will compute the wire overhead for mesh, cmesh and fat
quadtree. Total number of buﬀers in mesh and cmesh are straight forward as in each router there are 5 and 8 ports,
respectively. The total number of buﬀers in fat quadtree is more complex since the buﬀer size is doubling at every
level because the wire lengths are doubling at every level. Table 2 shows the cost model and the values for 1024 cores.
To calculate the wire link overhead, we get the links width Linkwidth as in equation 2, where (W) is the wire pitch,
(Nbits) is number of bits in parallel for one packet and Nlayersis number of layers.
Linkwidth =
W × Nbits
Nlayers
(2)
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Table 3. Technology parameters for 10nm CMOS (2023) based on ITRS 2011
Year 2013 2023
Chip size at production 140mm2 111mm2
Global wire delay 1 ns/mm 33.8 ns/mm
Estimated core size 6.8mm2 0.3mm2
Estimated wire delay 2.6 ns 17.5 ns
The number of vertical wires in a fat quadtree can be obtained Verticalwire = 2(log4N−1)log4N, and for the mesh
Verticalwire =
√
N where N is the number of cores. Starting from Eq. 2 and the number of vertical wires, we can
compute the area overheads as follows:
AreaWire = 2 ×WidthVerticalLink ×WidthChip (3)
AreaChip = AreaCore × N + AreaWire (4)
AreaOverhead =
AreaWire
AreaChip
(5)
4.2. Technology Node Assumptions
To ensure realistic simulations of the next decade’s manycore systems, we assume the 10 nm process in 2023 as
projected by the International Technology Roadmap for Semiconductors. Table 3 lists the physical parameters for this
technology node from the 2011 ITRS data. We used the die size of the 64-core Tile64 from13 (433.5mm2) to estimate
the core size and scaled it to the 2023 node.
4.3. Overheads for a 1024-core chip, 10nm (2023) node
In terms of buﬀer space overhead, the mesh will require 5.1KB of storage per core, the cmesh 2KB and the fat
quadtree 15.3KB. This is only a very small fraction of the total size of the chip: e.g. just the per-core L2 cache on
the 60-core Xeon Phi is already 512KB. With the above assumptions, the area of a 15.3KB SRAM buﬀer would be
0.14% of the estimated core size (memory density 37.6 MB/mm2). In terms of wire overhead, our cost model shows
that the wire area overhead for the fat quadtree would be 0.3% of the estimated chip size for a 1024-core chip (wire
pitch 17 nm). These results are very important as they indicate that for this type of manycore architecture, the NoC
overhead is negligible, which means that the choice of the NoC can be based solely on performance.
5. Evaluation and Discussion
We simulated the diﬀerent topologies on 1024-core chip (placed in a regular 32 × 32 grid) using HNOCS (Het-
erogeneous Network-on-Chip Simulator). The original HNOCS uses a mesh topology with wormhole switching with
virtual channels and XY routing. We extended HNOCS with the cmesh and fat quadtree topologies and their routing
algorithms, as well as our locality-based traﬃc distributions.
We model the process-to-process communication using Poisson-distributed traﬃc. Two virtual channels are used
for the mesh and cmesh while for fat quadtree one physical channel is used for the lowest-level links and it quadruples
at each level to simulate a fat quadtree. Hence, the fat quadtree has no virtual channels. The wire delay is proportional
to the distance between the routers so in a fat quadtree it doubles at each level. The destination was selected using
diﬀerent degrees of localisation. Table 4 summarises the simulation parameters used in our simulations.
We evaluated the performance of the three topologies as a function of the transmission rate and the localisation
degree α, where α = 1 means no locality, and α = 0 is fully local traﬃc. Figures 1 and 2 show the results of our
experiments in terms of latency and throughput. The results show that for group clustering the cmesh performs best.
One might expect the fat quadtree to perform better as the group clustering matches its topology. However, the layout
of the quad tree results in fewer hops but longer paths, and in the 10nm CMOS process the wire delay is dominant
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Fig. 1. Group clustering results (α = 1: no locality, α = 0: total locality)
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Fig. 2. Ring clustering results (α = 1: no locality, α = 0: total locality)
408   Sharifa Al Khanjari and Wim Vanderbauwhede /  Procedia Computer Science  56 ( 2015 )  403 – 408 
Table 4. Simulation parameters
Number of virtual channels Mesh/Cmesh: 2 Fat quadtree: 1
Flit size (bytes) 32
Buﬀer size (ﬂits/VC) 16
Wire delay (ns) Mesh/Cmesh: 17.5/35 Fat quadtree:35 × 2l−1, 1 ≤ l < n
Channel datarate (Gb/s) 128
(30× worse than the 2013 node). With ring clustering, mesh and cmesh also perform better than the fat quadtree.
Overall, group clustering results in lower latencies than ring clustering; this is an important result for the placement
of neighbours in stencil computations.
6. Conclusions
We have investigated the overhead and performance of ﬂat (mesh, cmesh) and scale-invariant (fat quadtree) NoC
topologies for future manycore systems with thousands of cores under group clustering and ring clustering localisation
models. We show that the overhead of the NoC on a thousand-core system in 10nm CMOS is negligible for all three
topologies. We show that the degree of locality and the clustering model strongly aﬀects the performance of the
network. Scale-invariant topologies such as the fat quadtree perform worse than ﬂat ones (esp. cmesh) because the
reduced hop count is outweighed by the longer path delays, as a consequence of the high wire delay in the 10 nm
CMOS process. Our results clearly show the importance of traﬃc localisation for very large manycore systems.
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